RISC Cpu design